

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/825,409	04/14/2004	Burnell G. West	NPT-65.0405	8168
75	90 04/17/2006		EXAM	INER
WAGNER, MURABITO & HAO LLP			KERVEROS, JAMES C	
Third Floor Two North Market Street			ART UNIT	PAPER NUMBER
San Jose, CA 95113			. 2138	

DATE MAILED: 04/17/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and T PTOL-326 (R		tion Summary	Part of Paper No./Mail Date 20060411				
2)  Notic	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	4)  Interview Summ Paper No(s)/Ma 5)  Notice of Inform 6)  Other:					
<ul> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
	under 35 U.S.C. § 119  Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. & 119	9(a)-(d) or (f).				
9)⊠ 10)⊠ 11)□	The specification is objected to by the Examiner The drawing(s) filed on 14 April 2004 is/are: a)[ Applicant may not request that any objection to the correction drawing sheet(s) including the correction of the oath or declaration is objected to by the Example 1.	☐ accepted or b)☑ objected frawing(s) be held in abeyance. on is required if the drawing(s) is	See 37 CFR 1.85(a). s objected to. See 37 CFR 1.121(d).				
	ion Papers	election requirement.					
7)   8) 	Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	alastian requirement					
6)⊠	Claim(s) 1-23 is/are rejected.						
5)	4a) Of the above claim(s) is/are withdrawn from consideration.  5) Claim(s) is/are allowed.						
4)⊠	<ul> <li>4)⊠ Claim(s) <u>1-23</u> is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> </ul>						
_	ion of Claims						
<b>.</b>	·	n parte <b>guay</b> ie, 1900 C.D. 11	, <del>100 O.G. 210</del> :				
3)[_]	Since this application is in condition for alloward closed in accordance with the practice under E	•	•				
I '=	· —	action is non-final.	proposition as to the second to				
/ /	Responsive to communication(s) filed on 14 Ap	<u></u>					
Status							
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period we use to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICAT 16(a). In no event, however, may a reply to rill apply and will expire SIX (6) MONTHS cause the application to become ABAND	FION. be timely filed from the mailing date of this communication. ONED (35 U.S.C. § 133).				
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the	he correspondence address				
		JAMES C. KERVEROS	2138				
Office Action Summary		Examiner	Art Unit				
		10/825,409	WEST ET AL.				
		Application No.	Applicant(s)				

### **DETAILED ACTION**

This is a Non-Final Action in response to the instant U.S. Application filed April 14, 2004, which claims priority of the copending provisional patent application, 60/463,166, filed April 15, 2003.

Claims 1-23 are pending and presently under examination.

## **Drawings**

New corrected drawings in compliance with 37 CFR 1.121(d) are required in this application because the drawings included hand written notations and shaded areas, thus making the drawings non legible. Shaded areas must be removed from the drawings, especially the areas that also include legends. Applicant is advised to employ the services of a competent patent draftsperson outside the Office, as the U.S. Patent and Trademark Office no longer prepares new drawings. The corrected drawings are required in reply to the Office action to avoid abandonment of the application. The requirement for corrected drawings will not be held in abeyance.

### Abstract

The abstract of the disclosure is objected to because of minor informalities.

The Examiner is suggesting the following amended Abstract:

"A test apparatus and method of testing, including means for sending a first test pattern to a device under test (DUT), where the first test pattern is part of a planned sequence of tests, and further including means for evaluating the test results received

from the DUT. The test results may include anomalous data indicative of a defect in the DUT. If so, a second test pattern that is not pad of the planned sequence of tests is selected. The second test pattern is selected based on a diagnosis of the anomalous data by the test apparatus". Correction is required. See MPEP § 608.01(b).

# Specification

The disclosure is objected to because of the following informalities:

The specification should be updated to include the related Application Number: 10/824703, filed: 04/14/2004, Title: CONFIGURABLE TESTER WITH DIAGNOSTIC CAPABILITY. Appropriate correction is required.

# Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-23 are rejected under 35 U.S.C. 102(e) as being anticipated by Wohl et al. (US 6,950,974), filed: September 7, 2001.

Regarding independent Claims 1, 9, 17, Wohl discloses an apparatus and method of testing an integrated circuit, IC (DUT) 130, by applying multiple test patterns to the inputs of the circuit and monitoring its outputs to detect the occurrence of faults, Figure 2A, comprising:

Sending a first test pattern (step 302) to the device under test (DUT) 130, using a pseudorandom pattern generator (PRPG) circuit, which generates a bit sequence for each of the scan chains (131-136), Figures 1B, 2A and 3A-C.

Evaluating test results (step 305) received from the DUT in MISR-LFSR 150, where the test results are analyzed to determine if a fault is detected, corresponding to anomalous data indicative of a defect in the DUT:

Automatically selecting a second test pattern (step 303) that is not part of the planned sequence of tests in (step 302), wherein the second test pattern is selected based on detected faults the DUT. Referring to Figure 3B, which describes the step of adding patterns to the set (i.e. step 303), a new pattern can be started with no care bits set in step 311. In step 312, a new test for detecting a fault can be provided to the pattern, as indicated in Figure 3C.

Regarding Claims 2, 10, 18, Wohl discloses the anomalous data is saved and evaluated by the test apparatus, using a computer readable program code, which includes computer readable program code that computes multiple tests for each pattern, wherein each test detects a fault associated with an integrated circuit (IC) design, as well as computer readable program code that computes multiple patterns for each seed.

Regarding Claims 3-6, 11-14, 19-21, Wohl discloses a plurality of pins for receiving signals from the DUT through output scan pins (SO), and for capturing and

storing the test results. Scan chain 131 includes an input scan pin (si1) and an output

scan pin (so1). Scan chains 132-136 include corresponding scan pins si2/so2, si3/so3,

si4/so4, si5/so5, and si6/so6, respectively.

Regarding Claims 7, 8, 15, 16, 22, 23, Wohl discloses second test pattern (step 303) is selected from a plurality of pre-computed test patterns, wherein the second test pattern is selected according to the pattern, as shown in Figure 3B, which describes the step of adding patterns to the set (i.e. step 303), then a new pattern can be started with no care bits set in step 311. In step 312, a new test for detecting a fault can be provided to the pattern, as indicated in Figure 3C.

#### Pertinent Art

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Kobayashi et al. (US 5,646,948) issued: July 8, 1997, discloses an apparatus and method for testing a plurality of semiconductor memories (MUT1, MUT2, MUTn), Figures 1-4, including sending a first test pattern (corresponding to address A0, Figure 4) to a device under test (MUT), using pattern generator 2, which outputs a first test pattern part of a planned sequence of tests, as shown in Figures 1-4. The pattern generator 2 generates an address AO and write enable signals WE1, WE2, ... therefor. Evaluating test results, by comparing data read (RD) received from the MUT

with the expected data (ED) using (XOR gate 4X) comparator for outputting a compared result that represents a (PASS "0") when the read data matches with the expected data, and for outputting a compared result that represents a (FAIL "1") when the read data does not match with the expected data, where the test results (RD) comprising anomalous data corresponding to the failed condition (FAIL "1") indicating a defect in the MUT, (See, Summary of the Invention and Figure 3). Automatically selecting a second test pattern that is not part of the planned sequence of tests, which is selected based on a diagnosis of the failed condition (FAIL "1") in the MUT, see Summary of the Invention.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JAMES C. KERVEROS whose telephone number is (571) 272-3824. The examiner can normally be reached on 9:00 AM TO 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

U.S. Patent and Trademark Office 401 Dulany Street, RND Bldg. Alexandria, VA 22314

Tel: (571) 272-3824, Fax: (571) 273-3824

james.kerveros@uspto.gov

Date: 12 April 2006

Office Action: Non-Final Rejection

JAMES C KERVEROS

Examiner Art Unit 213